

WG228 802.11 b/g/n IoT Module Datasheet

Document Information

Title	WG228 IEEE 802.11 b/g/n IoT Module Datasheet
--------------	--

Document type	Datasheet
----------------------	-----------

Document number	SL-18120099
------------------------	-------------

Revision and date	V1.01	28-Nov-2018
--------------------------	-------	-------------

Disclosure restriction	Public
-------------------------------	--------

This document applicable to the following products :

Product name	Type number	Product status
WG228	WG228	Mass production

SKYLAB reserves all rights to this document and the information contained herein. Products, names, logos and designs described herein may in whole or in part be subject to intellectual property rights. Reproduction, use, modification or disclosure to third parties of this document or any part thereof without the express permission of SKYLAB is strictly prohibited.

The information contained herein is provided “as is” and SKYLAB assumes no liability for the use of the information. No warranty, either express or implied, is given, including but not limited, with respect to the accuracy, correctness, reliability and fitness for a particular purpose of the information. This document may be revised by SKYLAB at any time. For most recent documents, visit www.skylab.com.cn.

Copyright © 2018, Skylab M&C Technology Co., Ltd.

SKYLAB® is a registered trademark of Skylab M&C Technology Co., Ltd in China.

Contents

1. Description	4
2. Features	4
3. Ordering Information and Module Marking	5
4. Block Diagram	5
5. Pinout and Package Information	6
6. Electrical Specifications	11
6.1 Absolute Ratings	11
6.2 Recommended Operating Conditions	11
6.3 Receiver Performance	12
6.4 Transmitter Performance	13
7. Power Management	20
7.1 Current Consumption in Various Device States	21
7.3 Power-Up/Down Sequence	22
8. CPU and Memory Subsystems	25
8.1 Processor	25
8.2 Memory Subsystem	25
8.3 Nonvolatile Memory (eFuse)	25
9. WLAN Subsystem	26
9.1 MAC	26
9.2 PHY	28
9.3 Radio	29
10. External Interfaces	30
10.1 Interfacing with the Host Microcontroller	30
10.3 SDIO Slave Interface	33
11. Notes on Interfacing with the WG228	35
12. Application Reference Design	36
13. Module Outline Drawings	38
14. Design Consideration	41
14.1 WG228 Placement and Routing Guidelines	41
14.3 WG228UB Placement and Routing Guidelines	错误!未定义书签。
15. Reflow Profile Information	46
15.1 Storage Condition	47
15.2 Solder Paste	47
15.3 Stencil Design	47
15.4 Printing Process	47
15.5 Baking Conditions	47
15.6 Soldering and Reflow Condition	48
16. Module Assembly Considerations	50
17. Revision history	50
18. Contact Information	50

1. Description

The WG228 module is a low-power consumption IEEE 802.11 b/g/n IoT (Internet of Things) module, which is specifically optimized for low power IoT applications. This module features small form factor (21.7mm x 14.7mm x 2.1mm) while fully integrating Power Amplifier (PA), Low Noise Amplifier (LNA), Transmit/Receive (T/R), switch, power management, and PCB antenna. With advanced security, it is interoperable with various vendors using IEEE 802.11b/g/n Access Points in wireless LAN. The module provides Serial Peripheral Interface (SPI) and Secure Digital Input Output (SDIO) to interface with the host controller.

Note that all references to the WG228 module include all the module devices listed below unless otherwise noted:



Figure 1: WG228 Top View

2. Features

- Compliant with IEEE 802.11 b/g/n 20 MHz (1x1) solution
- Supports Single spatial stream in 2.4 GHz ISM band
- Integrated Power Amplifier (PA) and Transmit/Receive (T/R) switch
- Superior sensitivity and range through advanced PHY signal processing
- Advanced equalization and channel estimation
- Advanced carrier and timing synchronization
- Wi-Fi Direct® and Soft-AP support

- Supports IEEE 802.11 WEP, WPA, WPA2 and WPA2-Enterprise security
- Superior Medium Access Control (MAC) throughput through hardware accelerated two-level A- MSDU/A-MPDU frame aggregation and block acknowledgement
- On-chip memory management engine to reduce the host load
- SPI and SDIO host interfaces
- Operating temperature ranges from -40°C to +85°C
- Input/Output operating voltage of 1.8V to 3.6V
- Power-save modes:
 - <1µA Power-Down mode typical at 3.3V I/O
 - 380µA Doze mode with chip settings preserved (used for beacon monitoring)
 - On-chip low power Sleep oscillator
 - Fast host wake-up from Doze mode by a pin or the host I/O transaction
- Wi-Fi Alliance® certified for connectivity and optimizations

3. Ordering Information and Module Marking

The following table provides the ordering details of the WG228 module.

Module No.	Antenna Connector Type
WG228	PCB Antenna

4. Block Diagram

The following figure provides a basic overview of the WG228 module.




Figure 2. WG228 Module Block Diagram

5. Pinout and Package Information

The WG228 package has an exposed paddle that must be connected to the system board ground. The module pin assignment is shown in the following figure.




Figure 3 Pin Assignment

Note: This pin assignment is applicable for WG228 modules.

The following table describes the pin description of this module.

Table 7-1. Pin Details

Pin No.	Name	Type	Description	Programmable Pull up Resistor
1	GPIO_6	I/O	General purpose I/O.	-

2	I ² C_SCL	I/O	I ² C slave clock. Used only for development debug purposes. It is recommended to add test point for this pin.	-
3	I ² C_SDA	I/O	I ² C slave data. Used only for development debug purposes. It is recommended to add test point for this pin.	Yes
4	RESET_N	I	Active-low hard reset. When this pin is asserted low, the module is placed in the	Yes

Pin No.	Name	Type	Description	Programmable Pull up Resistor
			reset state. When this pin is asserted high, the module is out of reset and functions normally. Connect to a host output that defaults low at power-up. If the host output is tri-stated, add a 1 MΩ pull down resistor to ensure a low level at power-up.	
5	NC	–	No connection	-
6	NC	–	No connection	-
7	NC	–	No connection	-
8	NC	–	No connection	-
9	GND_1	Ground	-	-
10	SDIO_SPI_CFG	I	Connect to VDDIO through a 1MΩ resistor to enable the SPI interface. Connect to ground to enable SDIO interface.	No
11	WAKE	I	Host wake control.	No
12	GND_2	Ground	-	-
13	IRQN	O	The WG228 device interrupt output. Connect to a host interrupt pin.	No

14	SD_DAT3	SDIO=I / O UART = O	SDIO Data Line 3 from the WG228 when module is configured for SDIO.	Yes
15	SD_DAT2/ SPI_RXD	SDIO=I / O SPI=I	SDIO Data Line 2 signal from WG228 when module is configured for SDIO. SPI MOSI (Master Out Slave In) pin when module is configured for SPI.	Yes
16	SD_DAT1/ SPI_SSN	SDIO=I / O SPI=I	SDIO Data Line 1 from WG228 when module is configured for SDIO. Active low SPI slave select from the WG228 when module is configured for SPI.	Yes
17	SD_DAT0/ SPI_TXD	SDIO=I / O SPI=O	SDIO Data Line 0 from the WG228 when module is configured for SDIO. SPI MISO (Master In Slave Out) pin from WG228 when module is configured for SPI.	Yes
18	SD_CMD / SPI_CLK	SDIO=I / O	SDIO CMD line from WG228 when module is configured for	Yes

Pin No.	Name	Type	Description	Programmable Pull up Resistor
		SPI=I	SDIO. SPI Clock from WG228 when module is configured for SPI.	
19	SD_CLK	SDIO=I UART=I	SDIO clock line for the WG228 when module is configured for SDIO.	Yes
20	VBATT	Power supply	Power supply pin for the DC/DC convertor	Yes
21	GPIO_1	I/O	General purpose I/O	Yes

22	CHIP_EN	I	Module enable. High level enables module, low level places module in power-down mode. Connect to a host Output that defaults low at power-up. If the host output is tri-stated, add a 1MΩ pull down resistor if necessary to ensure a low level at power- up.	No
23	VDDIO	Power supply	I/O power supply. Must match host I/O voltage.	-
24	1P3V_TP	-	1.3V VDD Core Test Point. Decouple with 10uF and 0.01uF to GND	
25	GPIO_3	I/O	General purpose I/O. By default, UART receive input to WG228. Used only for development debug purposes. It is recommended to add test point for this pin.	Yes
26	GPIO_4	I/O	General purpose I/O.	Yes
27	GPIO_5	I/O	General purpose I/O. By default, UART transmit output from WG228. Used only for development debug purposes. It is recommended to add test point for this pin.	Yes
28	GND_3	Ground	-	-
29	Paddle	Ground	Exposed paddle GND. This pad must be soldered to system ground	-

The following table provides the WG228 module package dimensions

Table 7-2. WG228 Module Package Information

Parameter	Value	Units
Package Size	21.72 x14.73	mm
Pad Count	28	-

Parameter	Value	Units
-----------	-------	-------

Total Thickness	2.11	mm
Pad Pitch	1.016	
Pad Width	0.82	
Exposed Pad size	3.7 x 3.7	

6. Electrical Specifications

6.1 Absolute Ratings

The absolute maximum ratings for this module are listed in the following table.

Table 6-1. WG228 Module Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBATT	Input supply voltage	-0.3	5.0	V
VDDIO	I/O voltage	-0.3	5.0	V

Caution: Stresses beyond those listed under "Absolute Maximum Ratings" cause permanent damage to the device. This is a stress rating only. The functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods affects the device reliability.

6.2 Recommended Operating Conditions

The recommended operating conditions for this module is listed in the following table.

Table 6-2. WG228 Module Recommended Operating Conditions

Symbol	Min.	Typ.	Max.	Unit
VBATT	3.0	3.3	4.2	V
VDDIO	1.8	3.3	3.6	V
Operating temperature	-40		+85	°C

Note:

- 1) VBATT should be equal to or greater than VDDIO.
- 2) The voltage of VDDIO is dependent on system I/O voltage.
- 3) Test Conditions: -40°C to +85°C

6.3 Receiver Performance

The following are typical conditions for radio receiver performance:

VBATT at 3.3 V; VDDIO at 3.3V; temperature at 25°C and WLAN Channel 6(2437 MHz). The following table provides the receiver performance characteristics for this module.

Table 6-3. Receiver Performance

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency	-	2,412	-	2,472	MHz
Sensitivity 802.11b	1 Mbps DSSS	-	-94	-	dBm
	2 Mbps DSSS	-	-91	-	
	5.5 Mbps DSSS	-	-89	-	
	11 Mbps DSSS	-	-86	-	
Sensitivity 802.11g	6 Mbps OFDM	-	-88	-	dBm
	9 Mbps OFDM	-	-87	-	
	12 Mbps OFDM	-	-86	-	
	18 Mbps OFDM	-	-84	-	
	24 Mbps OFDM	-	-82	-	
	36 Mbps OFDM	-	-78	-	
	48 Mbps OFDM	-	-74	-	
	54 Mbps OFDM	-	-73	-	
Sensitivity 802.11n (BW at 20 MHz)	MCS 0	-	-87	-	dBm
	MCS 1	-	-85	-	
	MCS 2	-	-83	-	
	MCS 3	-	-80	-	
	MCS 4	-	-76	-	

	MCS 5	-	-73	-	
	MCS 6	-	-71	-	
	MCS 7	-	-69	-	
Maximum Receive Signal Level	1-11 Mbps DSSS		0	-	dBm
	6-54 Mbps OFDM		-5	-	
	MCS 0 – 7		-5	-	
Adjacent Channel Rejection	1 Mbps DSSS (30 MHz offset)	-	50	-	dB
	11 Mbps DSSS (25 MHz offset)	-	43	-	
	6 Mbps OFDM (25 MHz offset)	-	40	-	
	54 Mbps OFDM (25 MHz offset)	-	25	-	
	MCS 0 – 20 MHz BW (25 MHz offset)	-	40	-	
	MCS 7 – 20 MHz BW (25 MHz offset)	-	20	-	
Cellular Blocker Immunity	776-794 MHz CDMA	-	-14	-	dBm
	824-849 MHz GSM	-	-10	-	

Parameter	Description	Min.	Typ.	Max.	Unit
	880-915 MHz GSM	-	-10	-	
	1710-1785 MHz GSM	-	-15	-	
	1850-1910 MHz GSM	-	-15	-	
	1850-1910 MHz WCDMA	-	-24	-	
	1920-1980 MHz WCDMA	-	-24	-	

6.4 Transmitter Performance

The following are typical conditions for radio transmitter performance:

VBATT at 3.3 V; VDDIO at 3.3V; temperature at 25°C and WLAN Channel 6(2437 MHz). The following table provides the transmitter performance characteristics for this module.

Table 6-4. Transmitter Performance

Parameter	Description	Unit	Minimum	Typical	Maximum
Frequency	-	MHz	2,412	-	2,472
Output Power ¹ - 2, ON_Transmit	802.11b 1Mbps	dBm	-	17.6	-
	802.11b 11Mbps	dBm	-	18.2	-
	802.11g 6Mbps	dBm	-	18.7	-
	802.11g 54Mbps	dBm	-	16.7	-
	802.11n MCS 0	dBm	-	17.3	-
	802.11n MCS 7	dBm	-	13.8	-
Tx Power Accuracy	-	dB	-	±1.5 ²	-
Carrier Suppression	802.11b mode	dBc	-	-19.4	-
	802.11g mode	dBc	-	-27.5	-
	802.11n mode	dBc	-	-21.1	-
Out of Band Transmit Power	76-108	dBm/Hz	-	-125	-
	776-794	dBm/Hz	-	-125	-
	869-960	dBm/Hz	-	-125	-
	925-960	dBm/Hz	-	-125	-
	1570-1580	dBm/Hz	-	-125	-
	1805-1880	dBm/Hz	-	-125	-
	1930-1990	dBm/Hz	-	-125	-
2110-2170	dBm/Hz	-	-125	-	

Parameter	Description	Unit	Minimum	Typical	Maximum
Harmonic	2 nd	dBm/MHz	-	-28	-
	3 rd	dBm/MHz	-	-33	-
Output Power	4 th	dBm/MHz	-	-40	-
	5 th	dBm/MHz	-	-28	-

Note:

- 1) Measured at 802.11 spec compliant EVM/Spectral Mask
- 2) Measured after RF matching network

- 3) Operating temperature range is -40°C to +85°C. RF performance is guaranteed at room temperature of 25°C with a 2-3dB change at boundary conditions.
- 4) Measured at 11Mbps, DG(Digital Gain)= -7, WLAN Channel 6 (2437 MHz).
- 5) With respect to TX power, different (higher/lower) RF output power settings may be used for specific antennas and/or enclosures, in which case recertification may be required.
- 6) The availability of some specific channels and/or operational frequency bands are country dependent and should be programmed at the Host product factory to match the intended destination. Regulatory bodies prohibit exposing the settings to the end user. This requirement needs to be taken care of via Host implementation.

6.5 Timing Characteristics

SPI Timing

The SPI slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in the following table.

Table 6-5. SPI Slave Modes

Mode	CPOL	CPHA
0	0	0
1	0	1
2	1	0
3	1	1

The red lines in the following figure correspond to clock phase at 0 and the blue lines correspond to clock phase at 1.




Figure4 SPI Slave Clock Polarity and Clock Phase Timing

The SPI timing is shown in the following figure.




Figure 5. SPI Timing Diagram (SPI MODE CPOL=0, CPHA=0)

The SPI timing parameters are provided in the following table.

Table 6-6. SPI Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Units
Clock Input Frequency ²	f _{SCK}	-	48	MHz
Clock Low Pulse Width	t _{WL}	4	-	ns
Clock High Pulse Width	t _{WH}	5	-	

Parameter	Symbol	Min.	Max.	Units
Clock Rise Time	t _{LH}	0	7	
Clock Fall Time	t _{HL}	0	7	
TXD Output Delay ³	t _{ODLY}	4	9 from SCK fall 12.5 from SCK rise	
RXD Input Setup Time	t _{ISU}	1	-	
RXD Input Hold Time	t _{IHD}	5	-	
SSN Input Setup Time	t _{SUSSN}	3	-	
SSN Input Hold Time	t _{HDSSN}	5.5	-	

Note:

- 1) Timing is applicable to all SPI modes.
- 2) Maximum clock frequency specified is limited by the SPI slave interface internal design; actual maximum clock frequency can be lower and depends on the specific PCB layout.
- 3) Timing is based on 15pF output loading.

SDIO Timing

The SDIO Slave interface timing is shown in following figure.




Figure 6 SDIO Timing Diagram

Slave timing parameters are provided in the following table.

Table 6-7. SDIO Timing Parameters

Parameter	Symbol	Min	Max	Units
Clock Input Frequency 1	f _{PP}	0	50	MHz
Clock Low Pulse Width	t _{WL}	9	-	ns

Parameter	Symbol	Min	Max	Units
Clock High Pulse Width	t _{WH}	4.5	-	
Clock Rise Time	t _{LH}	0	5	
Clock Fall Time	t _{HL}	0	5	
Input Setup Time	t _{ISU}	6	-	
Input Hold Time	t _{IH}	4	-	
Output Delay ²	t _{ODLY}	3	11	

- 1) Maximum clock frequency specified is limited by the SDIO Slave interface internal design; actual maximum clock frequency can be lower and depends on the specific PCB layout.
- 2) Timing based on 15pF output loading.

I²C Timing

The following figure illustrates I2C Slave timing.




Figure 7. I2C Timing Diagram

The following table provides I²C Slave timing parameters.

Table 6-8. I2C Timing Parameters

Parameter	Symbol	Min	Max	Units	Remarks
SCL Clock Frequency	f_{SCL}	0	400	kHZ	-
SCL Low Pulse Width	t_{WL}	1.3	-	μ s	-
SCL High Pulse Width	t_{WH}	0.6	-	μ s	-
SCL, SDA Fall Time	t_{HL}	-	300	ns	-

Parameter	Symbol	Min	Max	Units	Remarks
-----------	--------	-----	-----	-------	---------

SCL, SDA Rise Time	t _{LH}	-	300	ns	This is dictated by external components
START Setup Time	t _{SUSTA}	0.6	-	μs	-
START Hold Time	t _{HDSTA}	0.6	-	μs	-
SDA Setup Time	t _{SUDAT}	100	-	ns	-
SDA Hold Time	t _{HDDAT}	0	-	ns	Slave and Master Default Master Programming Option
		40	-	ns	
STOP Setup time	t _{SUSTO}	0.6	-	μs	-
Bus Free Time Between STOP and START	t _{BUF}	1.3	-	μs	-
Glitch Pulse Reject	t _{PR}	0	50	ns	-

7. Power Management

The WG228 module has several device states:

- On states:
 - ON_Transmit – device actively transmits an 802.11 signal. Highest output power and nominal current consumption.
 - ON_Receive – device actively receives an 802.11 signal. Lowest sensitivity and nominal current consumption.
 - ON_Doze – device is powered on but it does not actively transmit or receive the data.
 - Power_Down – device core supply is powered off.

The following pins are used to switch between the ON and Power_Down states:

- CHIP_EN – this pin (pin 22) enables or disables the DC/DC converter.
- VDDIO – I/O supply voltage from external supply.

In the ON states, VDDIO is ON and CHIP_EN is high (at VDDIO voltage level). To change from the ON states to Power_Down state, connect the RESETN and CHIP_EN pin to logic low (GND) by following the power down sequence mentioned in Power-Up/Down Sequence. When VDDIO is off and CHIP_EN is low, the chip is powered off with no leakage (also see Restrictions for Power States).

7.1 Current Consumption in Various Device States

The following table provides this module's current consumption in various device states.

Table 7-1. Current Consumption

Device State	Code Rate	Output Power (dBm)	Current Consumption ¹	
			IVBATT	IVDDIO
ON_Transmit	802.11b 1Mbps	17.6	266 mA	22 mA
	802.11b 11Mbps	18.5	239 mA	22 mA
	802.11g 6Mbps	18.6	249 mA	22 mA
	802.11g 54Mbps	16.9	173 mA	22 mA
	802.11n MCS 0	17.7	253 mA	22 mA
	802.11n MCS 7	14.0	164 mA	22 mA
ON_Receive	802.11b 1Mbps	N/A	63 mA	22 mA
	802.11b 11Mbps	N/A	63 mA	22 mA
	802.11g 6Mbps	N/A	63 mA	22 mA
	802.11g 54Mbps	N/A	63 mA	22 mA
	802.11n MCS 0	N/A	63 mA	22 mA
	802.11n MCS 7	N/A	63 mA	22 mA

Device State	Code Rate	Output Power (dBm)	Current Consumption ¹	
ON_Doze	N/A	N/A	380µA	<10µA
Power_Down	N/A	N/A	1.25 uA ⁽²⁾	

Note:

- 1) The power consumption values are measured when VBAT is 3.3V and VDDIO is 3.3V at 25°C.
- 2) Current consumption mentioned for these states is the sum of current consumed in VDDIO and VBAT voltage rails.

7.2 Restrictions for Power States

When no power is supplied to the device, the DC/DC Converter output and VDDIO are both turned off (at ground potential). In this case, a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the Sleep mode or power-down state must be used.

Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

7.3 Power-Up/Down Sequence

The following figure illustrates the power-up/down sequence for the WG228 module.




Figure 8. Power-Up/Down Sequence

The following table provides power-up/down sequence timing parameters.

Table 7-2. Power-Up/Down Sequence Timing

Parameter	Min.	Max.	Units	Description	Notes
t_A	0	-	ms	VBAT rise to VDDIO rise	VBAT and VDDIO can rise simultaneously or connected together. VDDIO must not rise before VBAT.
t_B	0	-	ms	VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low and must not be left floating.
t_C	5	-	ms	CHIP_EN rise to RESETN rise	This delay is required to stabilize the XO clock before RESETN removal. RESETN must be driven high or low and must not be left floating.

tA'	0	-	ms	VDDIO fall to VBAT fall	VBAT and VDDIO fall simultaneously or connected together. VBAT must not fall before VDDIO.
tB'	0	-	ms	CHIP_EN fall to VDDIO fall	VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN must fall simultaneously.
tC'	0	-	ms	RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RESETN and CHIP_EN fall simultaneously.

7.4 Digital I/O Pin Behavior During Power-Up Sequences

The following table represents the digital I/O pin states corresponding to the device power modes.

Table 7-3. Digital I/O Pin Behavior in Different Device States

Device State	VDDIO	CHIP_EN	RESETN	Output Driver	Input Driver	Pull Up/Down Resistor (96 kOhm)
Power_Down: core supply OFF	High	Low	Low	Disabled (Hi-Z)	Disabled	Disabled
Power-On Reset: core supply and hard reset ON	High	High	Low	Disabled (Hi-Z)	Disabled	Enabled
Power-On Default: core supply ON, device out of reset and not programmed	High	High	High	Disabled (Hi-Z)	Enabled	Enabled
On_Doze/ On_Transmit/	High	High	High	Programmed by firmware for each pin: enabled or disabled	Opposite of Output Driver state	Programmed by firmware for each pin: enabled or disabled

Device State	VDDIO	CHIP_EN	RESETN	Output Driver	Input Driver	Pull Up/Down Resistor (96 kOhm)
On_Receive: core supply ON, device programmed by firmware						

8. CPU and Memory Subsystems

8.1 Processor

This WG228 module has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions including but not limited to association, authentication, power management, security key management, and MSDU aggregation/deaggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.

8.2 Memory Subsystem

The APS3 core uses a 128 KB instruction/boot ROM along with a 160 KB instruction RAM and a 64 KB data RAM. In addition, the device uses a 128 KB shared RAM, accessible by the processor and MAC that allows the APS3 core to perform various data management tasks on the Tx and Rx data packets.

8.3 Nonvolatile Memory (eFuse)

This WG228 module has 768 bits of nonvolatile eFuse memory that is read by the CPU after device reset. This nonvolatile One-Time-Programmable (OTP) memory is used to store customer specific parameters, such as MAC address; various calibration information, such as Tx power, crystal frequency offset etc; and other software-specific configuration parameters. The eFuse is partitioned into six 128 bit banks. Each bank has the same bit map, mentioned in the following figure. The purpose of the first 80 bits in each bank is fixed, and the remaining 48 bits are general purpose software dependent bits. Each bank is programmed independently, which allows for several updates of the device parameters following the initial programming. For example, if

the MAC address has to be changed, Bank 1 has to be programmed with the new MAC address along with the values of TX gain correction and Frequency offset if they are used and programmed in the Bank 0. The contents of Bank 0 have to be invalidated in this case by programming the Invalid bit in the Bank 0. This will allow the firmware to use the MAC address from Bank 1.

By default, all the WG228 and WG228UB modules are programmed with the MAC address and the Frequency offset bits of Bank 0.




Figure 9. eFuse Bit Map

9. WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC), Physical Layer (PHY), and the radio.

9.1 MAC

Description

This module is designed to operate at low power, while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic, and a low power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

The dedicated datapath engines are used to implement data path functions with heavy computational requirements. For example, a Frame Check Sequence (FCS) engine checks the Cyclic Redundancy Check (CRC) of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES and WPA2 Enterprise security requirements.

Control functions, which have real time requirements, are implemented using hardwired control logic modules. These logic modules offer real time response while maintaining configurability through the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon Tx control, interframe spacing, and so on), protocol timer module (responsible for the Network Access vector, back-off timing, timing synchronization function, and slot management), MAC Protocol Data Unit (MPDU) handling module, aggregation/deaggregation module, block ACK controller (implements the protocol requirements for burst block communication), and Tx/Rx control Finite State Machine (FSM) (coordinate data movement between PHY and MAC interface, cipher engine, and the Direct Memory Access (DMA) interface to the Tx/Rx FIFOs).

Following are the characteristics of MAC functions implemented solely in software on the microprocessor:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.
- Functions with low computational load or without critical real time requirements. Examples are authentication and association.
- Functions that require flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

Features

The WG228 IEEE 802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
 - Transmission and reception of aggregated MPDUs (A-MPDU)
 - Transmission and reception of aggregated MSDUs (A-MSDU)
 - Immediate block acknowledgment
 - Reduced Interframe Spacing (RIFS)
- Supports IEEE 802.11i and WPA security with key management

- WEP 64/128
- WPA-TKIP
- 128-bit WPA2 CCMP (AES)
- WPA2 Enterprise
- Advanced power management
 - Standard IEEE 802.11 Power save mode
 - Wi-Fi alliance WMM-PS (U-APSD)
- RTS-CTS and CTS self support
- Supports either STA or AP mode in the infrastructure basic service set mode
- Supports concurrent mode of operation
- Supports Independent Basic Service Set (IBSS)

9.2 PHY

The WG228 module WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11 b/g/n in single stream mode with 20 MHz bandwidth. The advanced algorithms are used to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions such as Fast Fourier Transform (FFT), filtering, Forward Error Correction (FEC) that is a Viterbi decoder, frequency, timing acquisition and tracking, channel estimation and equalization, carrier sensing, clear channel assessment and automatic gain control.

Features

The IEEE 802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20 MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, and 11 Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12, 18, 24, 36, 48, and 54 Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20 MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, and 72.2 Mbps
- IEEE 802.11n mixed mode operation

- Per packet Tx power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery and frame detection

Features

The IEEE 802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20 MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, and 11 Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12, 18, 24, 36, 48, and 54 Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20 MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, and 72.2 Mbps
- IEEE 802.11n mixed mode operation
- Per packet Tx power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery and frame detection

9.3 Radio

This section describes the properties and characteristics of the WG228 and Wi-Fi radio transmit and receive performance capabilities of the device. The performance measurements are taken at the RF pin assuming 50Ω impedance; the RF performance is guaranteed for room temperature of 25°C with a derating of 2-3dB at boundary conditions.

Measurements were taken under typical conditions: VBATT at 3.3V; VDDIO at 3.3V ,and temperature at +25°C.

Table 9-1. Features and Properties

Feature	Description
Module Part Number	WG228
WLAN Standard	IEEE 802.11b/g/n, Wi-Fi compliant

Host Interface	SPI, SDIO
Dimension	L x W x H: 21.7 x 14.7 x 2.1 (typical) mm
Frequency range	2.412 GHz ~ 2.472 GHz (2.4 GHz ISM band)
Number of channels	11 for North America, 13 for Europe
Modulation	802.11b: DQPSK, DBPSK, CCK 802.11g/n: OFDM/64-QAM, 16-QAM, QPSK, BPSK
Data rate	802.11b: 1, 2, 5.5, 11 Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps
Data rate (20 MHz ,short GI,400ns)	802.11n: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2 Mbps
Operating temperature ⁽¹⁾	-40°C to 85°C
Storage temperature	-40°C to 125°C
Humidity	Operating humidity 10% to 95% non-condensing Storage humidity 5% to 95% non-condensing

Note:

- 1) RF performance is guaranteed at room temperature of 25°C with a 2-3db change at boundary conditions.

10. External Interfaces

This section describes the various host and debug interfaces of the WG228 module.

10.1 Interfacing with the Host Microcontroller

This section describes how to interface WG228 module with the host microcontroller. The interface comprises of a slave SPI/SDIO and additional control signals, as shown in the figure. Additional control signals are connected to the GPIO/IRQ interface of the microcontroller.




Figure 10. Interfacing with the Host Microcontroller

Table 10-1. Host Microcontroller Interface Pins

Module Pin	Function ⁽¹⁾
4	RESET_N
11	WAKE
13	IRQ_N
22	CHIP_EN
16	SPI_SSN/SD_DATA1
15	SPI_MOSI/SD_DATA2
17	SPI_MISO/SD_DATA0
18	SPI_SCK/SD_CMD

Module Pin	Function ⁽¹⁾
14	SD_DATA3
19	SD_CLK

Note:

- 1) Logic input for module pin SDIO_SPI_CFG(10) determines whether SDIO or SPI slave interface is enabled. Connect SDIO_SPI_CFG to VDDIO through a 1MΩ resistor to enable the SPI interface. Connect SDIO_SPI_CFG to ground to enable SDIO interface.
- 2) It is recommended to place test points for pins I2C_SDA(3), I2C_SCL(2), GPIO_3(25) and GPIO_5(27) in the design.

10.2 SPI Slave Interface

The SPI slave interface can be enabled by connecting the SDIO_SPI_CFG pin to VDDIO. This SPI interface is used to exchange the control and 802.11 data. The SPI is a full duplex slave-synchronous serial interface that is available following reset when pin 10 (SDIO_SPI_CFG) is connected to VDDIO.

The SPI interface pin mapping configuration is provided in the following table.

Table 10-2. SPI Interface Pin Mapping

Pin #	SPI Function
10	SDIO_SPI_CFG: Must be connected to VDDIO
16	SSN: Active-Low Slave Select
15	MOSI: Serial Data Receive
18	SCK: Serial Clock
17	MISO: Serial Data Transmit

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial master and other serial slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the MISO line.

The SPI interface responds to a protocol that allows an external host to read or write any register in the chip and also initiate DMA transfers.

The SPI SSN, MOSI, MISO and SCK pins of this module have internal programmable pull up resistors. These resistors are programmed to be disabled. Otherwise, if any of the SPI pins are driven to a low level while this module is in the low power sleep state, current will flow from the VDDIO supply through the pull up resistors, increasing the current consumption of the module.

10.3 SDIO Slave Interface

The SDIO interface is enabled by connecting the SDIO_SPI_CFG pin to ground. This SDIO interface is used to exchange the control and 802.11 data.. The SDIO interface is available after reset when pin 10 (SDIO_SPI_CFG) is connected to ground.

This SDIO is a full speed interface. The interface supports the 1-bit/4-bit SD transfer mode at the clock range of 0-50 MHz. The host uses this interface to read and write from any register within the chip and also configures this module for DMA data transfer.

The SDIO interface pin mapping configuration is provided in the following table.

Table 10-3. WG228 SDIO Interface Pin Mapping

Pin #	SDIO Function
10	SDIO_SPI_CFG: Must be connected to ground
14	DAT3: Data 3
15	DAT2: Data 2
16	DAT1: Data 1
17	DAT0: Data 0
18	CMD: Command
19	CLK: Clock

The SDIO card is detected when the it is inserted into an SDIO host. During the normal initialization and interrogation of the card by the host, the card identifies itself as an SDIO device. The host software obtains the card information in a tuple (linked list) format and determines if that card's I/O function(s) are acceptable to activate. If the card is acceptable, it is allowed to power-up fully and start the I/O function(s) built into the card.

The SD memory card communication is based on an advanced 9-pin interface (clock, command, four data and three power lines) designed to operate at maximum operating frequency of 50 MHz.

Features

- Compliant with SDIO card specification version 2.0
- Host clock rate variable between 0 and 50 MHz
- Supports 1-bit/4-bit SD bus modes
- Allows card to interrupt host

- Responds to direct read/write (IO52) and extended read/write (IO53) transactions
- Supports suspend/resume operation

10.4 UART Debug Interface

This module has a Universal Asynchronous Receiver/Transmitter (UART) interface on J25(RxD) and J27(TxD) pins. This interface should be used only for debugging purposes. The UART is compatible with the RS-232 standard, where WG228 operates as Data Terminal Equipment (DTE). It has a two-pin RXD/TXD interface.

The default configuration for accessing the UART interface of WG228 is mentioned below:

- Baud rate: 115200
- Data: 8 bit
- Parity: None
- Stop bit: 1 bit
- Flow control: None

It also has Rx and Tx FIFOs, which ensures reliable high speed reception and low software overhead transmission. FIFO size is 4x8 for both Rx and Tx direction. The UART has status registers that show the

number of received characters available in the FIFO and various error conditions; in addition, it has the ability to generate interrupts based on these status bits.

An example of UART receiving or transmitting a single packet is shown in the following figure. This example shows 7-bit data (0x45), odd parity, and two stop bits.




Figure 11. Example of UART RX or TX Packet

10.5 I²C Slave Interface

This module provides an I²C bus slave that allows for easy debugging of the WG228 devices. It supports I²C bus Version 2.1 – 2000.

The I²C interface is used only for debug. This interface is a two-wire serial interface consisting of a serial data line (SDA, Pin 17) and a serial clock (SCL, Pin 18). It responds to seven bit address value 0x60.

This module I²C interface operates in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s).

The I²C is a synchronous serial interface. The SDA line is a bidirectional signal and changes only when the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire AND functions on the bus. The devices on the bus are limited to the 400pF capacitance. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled “The I2C -Bus Specification, Version 2.1.”

11. Notes on Interfacing with the WG228

Programmable Pull up Resistors

The WG228 module provides programmable pull up resistors on various pins. The purpose of these resistors is to keep any unused input pins from floating, which causes excess current to flow through the input buffer from the VDDIO supply. Any unused pin on the device must leave these pull up resistors enabled, so that the pin will not float. The default state at power-up is for the pull up resistor to be enabled; however, any pin that is used must have the pull up resistor disabled. The reason for this is that if any pins are driven to a low level while the device is in the low power sleep state, current flows from the VDDIO supply through the pull up resistors, increasing the current consumption of the module. Since the value of the pull up resistor is approximately 100 kOhm, the current through any pull up resistor that is being driven low is $VDDIO/100K$. For $VDDIO = 3.3V$, the current is approximately 33 μA . The pins that are used and have programmable the pull up resistor disabled should always be actively driven to either a high or low level and not be allowed to float.

12. Application Reference Design

This section provides reference schematic for WG228 module with SPI and SDIO host interfaces.




Figure 12. WG228 Reference Schematic - SDIO Host Interface

Table 14-1. WG228 reference Schematic - SDIO Host Interface - Bill of Materials

Item	Qty.	Reference	Value	Description	Manufacturer	Part Number	Footprint
1	9	R2, R3, R4,R5, R6, R7, R8, R9, R10	0 R	RESISTOR ,Thick Film, 0 ohm, 0402	Yageo	RC0402JR-070RL	0402
2	1	U1	WG228	Wi-Fi Module	Microchip	WG228	





Figure 13. WG228 Reference Schematic - SPI Host Interface

Table 12-2. WG228 reference Schematic - SPI Host Interface - Bill of Materials

Item	Qty.	Reference	Value	Description	Manufacturer	Part Number	Footprint
1	1	R1	1 M	RESISTOR, Thick Film, 1 Mohm, 0402	Yageo	RC0100FR-071ML	0402
2	9	R2, R3, R4, R5, R6, R7, R8, R9, R10	0 R	RESISTOR, Thick Film, 0 ohm, 0402	Yageo	RC0402JR-070RL	0402
3	1	U1	WG228	Wi-Fi Module	Microchip	WG228	

13. Module Outline Drawings

The WG228 module package details are outlined in the following figure. Dimensions are in mm.





SCALE: NOT TO SCALE	DATE: 01/27/16	TITLE:
DIMENSIONAL UNIT: MM	UNITS/ANGLE: DIMENSIONS	WIFI MODULE PRINTED ANTENNA WITH LOW PROFILE SHIELD
PROJECTION: 		
UNLESS SPECIFIED		

Figure 14. Module Drawings – WG228 - Top, Bottom and Side Views

The WG228 module package details are outlined in the following figure. Dimensions are in mm.

This section provides the outline drawing for the recommended footprint for the WG228 module. It is imperative that the center Ground Pad is provided, with an array of GND vias to provide a good ground and act as thermal sink for the WG228 module.



SOLDER PAD FOOTPRINT

Drawing not to scale.
Untoleranced dimensions.
Units=mm.

Figure 15. Recommended Solder Pad Footprint

14. Design Consideration

This section provides the guidelines on placement and routing to achieve the best performance.

14.1 WG228 Placement and Routing Guidelines

It is critical to follow the recommendations listed below to achieve the best RF performance:

- The module must be placed on host board, The printed antenna area must overlap with the carrier board. The portion of the module containing the antenna should not stick out over the edge of the host board. The antenna is designed to work properly when it is sitting directly on top of a 1.5mm thick printed circuit board. [Figure 19](#) shows the best, poor and worst case module placements in host board.
- If the module is placed at the edge of the host board, a minimum 22mm by 5 mm area directly under the antenna must be clear of all metal on all layers of the board. “In-land” placement is acceptable; however, deepness of keep-out area must grove to: module edge to host board edge plus 5mm.
Note: Do not place the module in the middle of the host board or far away from the host board edge.
- Follow the module placement, keepout, host PCB cutout recommendation as shown in [Figure 18](#)
 - Avoid routing any traces in the highlighted region on the top layer of the host board which will be directly below the module area.
 - Follow the electrical keepout layer recommendation as shown in [Figure 18](#). There should be no copper in all layers of the host board in this region. Avoid placing any components (like mechanical spacers, bumpon etc) in the recommended electrical keepout area.
 - Place GND polygon pour below the module with the recommended boundary in the top layer of the host board as shown in [Figure 18](#). Do not have any breaks in this GND plane.
 - Place sufficient GND vias in the highlighted area below the module for better RF performance.
 - It is recommended to have a 3x3 grid of GND vias solidly connecting the exposed GND paddle of the module to the inner layer ground plane. This will act as a good ground and thermal conduction for the WG228 module. The GND vias should have a

minimum via hole size of 0.3mm.

- Follow the mechanical boundary of the host PCB as shown in the [Figure 18](#)
- Keep the large metal objects away from antenna to avoid electromagnetic field blocking.
- Do not enclose the antenna within a metal shield.
- Keep any components which may radiate noise or signals within the 2.4 GHz – 2.5 GHz frequency band away from the antenna and if possible, shield those components. Any noise radiated from the host board in this frequency band will degrade the sensitivity of the module.
- Make sure the width of the traces routed to GND, VDDIO and VBAT rails are sufficiently larger for handling the peak Tx current consumption.




Figure 16. WG228 Placement Reference




Figure 17. WG228 Placement Example

14.2 Printed PCB Antenna Performance of WG228

The printed PCB antenna on the WG228 is a meandered Inverted F Antenna (IFA). The antenna is fed via matching network, which is matched for the module installed on 1.5mm thick main board. Main board thickness deviation by $\pm 1\text{mm}$ changes RX/TX performance by $\pm 1\text{dB}$ maximum referring to RX/TX performance with default antenna matching network and installed on 1.5mm thick main board.

Measured antenna gain is -0.3dBi.

Antenna Radiation Pattern

Following figures illustrate the antenna radiation pattern. During the measurement, the printed antenna is placed in the XZ plane with Y axis being perpendicular to the module and pointing to the back of the module.




Figure 18. Antenna Radiation Pattern when Phi = 0 degree




Figure 19. Antenna Radiation Pattern when Phi = 90 degree




Figure 20. Antenna Radiation Pattern when Theta = 90 degree

15. Reflow Profile Information

This section provides the guidelines for the reflow process to get the module soldered to the customer's

15.1 Storage Condition

Moisture Barrier Bag Before Opening

A moisture barrier bag must be stored in a temperature of less than 30°C with humidity under 85% RH. The calculated shelf life for the dry-packed product shall be 12 months from the date the bag is sealed.

Moisture Barrier Bag Open

Humidity indicator cards must be blue, indicating that the humidity is <30%.

15.2 Solder Paste

SnAgCu eutectic solder with melting temperature of 217°C is most commonly used for lead-free solder reflow application. This alloy is widely accepted in the semiconductor industry due to its low cost, relatively low melting temperature, and good thermal fatigue resistance. Some recommended pastes include NC-SMQ® 230 flux and Indalloy® 241 solder paste made up of 95.5 Sn/3.8 Ag/0.7 Cu or SENJU N705-GRN3360-K2-V Type 3, no clean paste.

15.3 Stencil Design

The recommended stencil is laser-cut, stainless-steel type with thickness of 100 µm to 130 µm and approximately a 1:1 ratio of stencil opening to pad dimension. To improve paste release, a positive taper with bottom opening 25 µm larger than the top is utilized. Local manufacturing experience may find other combinations of stencil thickness and aperture size to get good results.

15.4 Printing Process

The printing process requires no significant changes compared to Sn/Pb solder. Any guidelines recommended by the paste manufacturers to accommodate paste specific characteristics should be followed. Post-print inspection and paste volume measurement is very critical to ensure good print quality and uniform paste.

15.5 Baking Conditions

This module is rated at MSL level 3. After the sealed bag is opened, no baking is required within 168

hours as long as the devices are held at $\leq 30^{\circ}\text{C}/60\% \text{ RH}$ or stored at $< 10\% \text{ RH}$.

The module requires baking before mounting if:

- The sealed bag has been open for more than 168 hours
- The humidity indicator card reads more than 10%
- SIPs need to be baked for eight hours at 125°C

15.6 Soldering and Reflow Condition

Optimization of the reflow process is the most critical factor considered for lead-free soldering. The development of an optimal profile must account the paste characteristics, the size of the board, the density of the components, the mix of the larger and smaller components, and the peak temperature requirements of the components. An optimized reflow process is the key to ensuring a successful lead-free assembly and achieves high yield and long-term solder joint reliability.

Temperature Profiling

Temperature profiling must be performed for all new board designs by attaching thermocouples at the solder joints, on the top surface of the larger components, and at multiple locations of the boards. This is to ensure that all components are heated to a temperature above the minimum reflow temperatures and the smaller components do not exceed the maximum temperature limit. The SnAgCu solder alloy melts at $\sim 217^{\circ}\text{C}$, so the reflow temperature peak at joint level must be 15 to 20°C higher than melting temperature. The targeted solder joint temperature for the SnAgCu solder must be $\sim 235^{\circ}\text{C}$. For larger or sophisticated boards with a large mix of components, it is also important to ensure that the temperature difference across the board is less than 10 degrees to minimize board warpage. The maximum temperature at the component body must not exceed the MSL3 qualification specification.

Reflow Oven

It is strongly recommended that a reflow oven equipped with more heating zones and Nitrogen atmosphere be used for lead-free assembly. Nitrogen atmosphere has shown to improve the wet-ability and reduce temperature gradient across the board. It can also enhance the appearance of the solder joints by reducing the effects of oxidation.

The following items should also be observed in the reflow process.

- 1) Some recommended pastes include:

- NC-SMQ® 230 flux and Indalloy® 241 solder paste made up of 95.5 Sn/3.8 Ag/0.7 Cu
 - SENJU N705-GRN3360-K2-V Type 3, no clean paste
- 2) Allowable reflow soldering iterations:
- Three times based on the following reflow soldering profile (refer following Figure).
- 3) Temperature profile:
- Reflow soldering shall be done according to the following temperature profile (refer to the following figure).
 - Peak temperature: 250°C.




Figure 21. Solder Reflow Profile

Cleaning

The exposed ground paddle helps to self-align the module, avoiding pad misalignment. The use of no-clean solder pastes is recommended. Full drying of no-clean paste fluxes must be ensured as a result of the reflow process. This may require longer reflow profiles and/or peak temperatures toward the high end of the process window as recommended by the solder paste vendor. It is believed that uncured flux residues could lead to

corrosion and/or shorting in accelerated testing and possibly the field.

Rework

Rework is to remove the mounted SIP package and replace with a new unit. It is recommended that once an WG228 module has been removed it should never be reused. During the rework process, the mounted module and PCB are heated partially, and the module is removed. It is recommended to heat-proof the proximity of the mounted parts and junctions and use the best nozzle for rework that is suited to the module size.

16. Module Assembly Considerations

The WG228 modules are assembled with an EMI Shield to ensure compliance with EMI emission and immunity rules. The EMI shield is made of a tin-plated steel (SPTe) and is not hermetically sealed. Solutions like IPA and similar solvents can be used to clean the WG228 module; however, cleaning solutions that contain acid should never be used on the module.

The WG228 modules are manufactured without any conformal coating applied. It is the customer's responsibility if a conformal coating is specified and applied to the WG228 module.

17. Revision history

Revision	Description	Approved	Date
V1.01	Initial Release	George He	2018.11.28
V1.02	Update Order Information	George He	2019.1.13

18. Contact Information

Skylab M&C Technology Co., Ltd.

深圳市天工测控技术有限公司

Address: 6 Floor, No.9 Building, Lijincheng Scientific & Technical park, Gongye East Road,
Longhua District, Shenzhen, Guangdong, China

Phone: 86-755 8340 8210 (Sales Support)

Phone: 86-755 8340 8510 (Technical Support)

Fax: 86-755-8340 8560

E-Mail: technicalsupport@skylab.com.cn

Website: www.skylab.com.cn www.skylabmodule.com